UNITED STATES PATENT AND TRADEMARK OFFICE

In re Applicant:

Richard L. Coulson et al.

Serial No.: 10/660,310

Filed: September 11, 2003

Adaptive Cache Algorithm for For:

Temperature Sensitive Memory

Art Unit:

2863

Examiner:

Aditya S. Bhat

Docket:

\text{\ti}\}\text{\tin}\text{\tetx}\\ \text{\text{\text{\text{\text{\text{\text{\text{\text{\texi}\text{\texi}\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\ticl{\tinit}\\ \text{\texititt{\text{\texi}\text{\text{\texit{\tetx{\texi}\text{\text{\texi}\text{\texi}\text{\texitith}\\ \titttitt{\text{\texitilex{\texit{\texi}\text{\texitilex{\tiint{\texiti

ITL.1029US

P16765

Assignee:

Intel Corporation

Mail Stop Issue Fee Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

AMENDMENT UNDER 37 C.F.R. § 1.312

Sir:

In response to the Notice of Allowance mailed February 6, 2007, please amend the above-referenced patent application as follows:

Date of Deposit: March 1, 2007

I hereby certify under 37 CFR 1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated above and is addressed to the Commissioner for Patents, P.O. Box 1450,